## INFORMATION DISCLOSURE CITATION (37 CFR 1.97)

Application Number
Filing Date
First Named Inventor
Group Art Unit
Examiner Name
Attorney Docket US 018180

10/005689 10/005689 11/06/01

nitials	1-	Cite.	Patent Number	ATENT DOC	Name		-	
2		AA	6,075,373	-	14dille	Class	Sub-	Filing Date,
٧٧		AB	6,169,410 B1	13 June 2000	lino	1-	Class	Арргор.
$\neg$		AC	(conending and)	2 January 2001	Grace et al.	<del>-</del>	_	-
			(copending application) "PRECONDITIONED INTEGRATED CIRCUIT FOR INTEGRATED CIRCUIT TESTING"	- 1 -	Rutten			(concurren
_		AD	, and the			(	1	
	1	AE					-	
	. 17	\F					+	
	1	\G						
	TA	H		-			-	

xaminer's	Cite No.	Patent Number	IGN PATENT D	Country			
21	AL	EP 0.755 071 A2	-	1	Class	Sub-	Translation
	AJ	5. 5.735 071 A2	18 July 1996	Ешгоре	1=	=	Yes No
	AK		<del> </del>		1	-	<del> </del>
	AL .						-
	AM			8			-

examiner's nitials	Cite No.	Other (Include Author, Title, Date, Pertinent Pages, Etc.)
21	AN	"Introducing WOW T.
	AO	"Introducing WOW Technology", http://www.formfactor.com/about/wow/wow pg2.html "Introducing WOW Technology", http://www.formfactor.com/about/wow/wow/pg2.html
	1 74	Pocus on Form Factor" THE EDILL
1	1 44 1	Flip-Chip Bonding on 6 was Pi
1		"Flip-Chip Bonding on 6-um Pitch using Thin-Film Microspring Technology", Donald L. Smith et at., Xerox Palo Alto Research Center, Proceedings, 48th Electronic Components and Technology Conference, IEEE, May 1998
	AR	and Technology Conference, IEEE, May 1998.

Examiner: Date Considered September 2015 Con